GPU Physical Design Engineer

Job Details:

Job Description: 

In this position, candidate will be part of a team implementing Integrated and Discrete Graphics blocks on leading edge process technology and EDA tools.

The team is responsible for all SoC level physical design and optimization flows ranging from Floorplanning, Synthesis through GDS and parallel verification aspects such as Static Timing Analysis, Formal Verification, EM/IR/PDN aspects, Layout Verification etc.

The ideal candidate will be responsible for development/ implementation and execution of a range of flows on a given design block for Intel graphics projects.

The responsibilities may also include defining product requirements such as frequency, operating voltages, etc., coming up with new methodologies/ implementing them and validating them to tackle new challenges presented by the new technologies/ processes/ architectures.

The candidate would be required to work closely with the rest of the project team members to resolve issues which arise during the design cycle and take the key learnings into the next product cycle. Good interpersonal/communication skills are necessary due to the nature of work, size/complexity of products and the size of the team.

Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your school work/classes/research and/or relevant previous job and/or internship experiences.  

Minimum Qualifications:

- Bachelor's in Electrical/Computer Engineering, Mechatronics or electronics degree.

- 1+ years relevant work experience in the following areas:

• Relevant coursework/experience in Logic Design/VLSI/ASIC Design/Architecture, knowledge of library collaterals qualification.

• General Knowledge in one or more of ASIC style design flows - floorplanning, synthesis, place/ route, layout verification, static timing analysis, formal/ layout verification - flows/processes.

• Knowledge and Experience with Unix/ Linux, Python, and TCL in order to implement useable, flexible cshell/ perl/ tcl programs that automate tool/flow methodologies.

• Hands-on experience with any of the industry tools in these areas will be an added plus.

• Data Analytics and Machine Learning experience and proof skills.

- Intermediate English level

- Costa Rica unrestricted work permit

Preferred Qualification:

- Master's in Electrical/Computer Engineering.

- Preferred knowledge of SoC integration aspects such as floorplan/ timing integration of a variety of RLS blocks.

          

Job Type:

College Grad

Shift:

Shift 1 (Costa Rica)

Primary Location: 

Costa Rica, San Jose

Additional Locations:

Business group:

The Client Computing Group (CCG) is responsible for driving business strategy and product development for Intel's PC products and platforms, spanning form factors such as notebooks, desktops, 2 in 1s, all in ones. Working with our partners across the industry, we intend to deliver purposeful computing experiences that unlock people's potential - allowing each person use our products to focus, create and connect in ways that matter most to them. As the largest business unit at Intel, CCG is investing more heavily in the PC, ramping its capabilities even more aggressively, and designing the PC experience even more deliberately, including delivering a predictable cadence of leadership products. As a result, we are able to fuel innovation across Intel, providing an important source of IP and scale, as well as help the company deliver on its purpose of enriching the lives of every person on earth.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.