Lead /Associate Staff/ Staff Engineer - RTL Design

Hyderabad

Silicon Labs

Silicon Labs makes silicon, software and solutions for a more connected world.

View all jobs at Silicon Labs

Apply now Apply later

We are Silicon Labs. We are a leader in secure, intelligent wireless technology for a more connected world. Our integrated hardware and software platform, intuitive development tools, unmatched ecosystem and robust support make us the ideal long-term partner in building advanced industrial, commercial, home and life applications. We make it easy for developers to solve complex wireless challenges throughout the product lifecycle and get to market quickly with innovative solutions that transform industries, grow economies and improve lives.  

We are Silicon Labs. We are a leader in secure, intelligent wireless technology for a more connected world. Our integrated hardware and software platform, intuitive development tools, unmatched ecosystem and robust support make us the ideal long-term partner in building advanced industrial, commercial, home and life applications. We make it easy for developers to solve complex wireless challenges throughout the product lifecycle and get to market quickly with innovative solutions that transform industries, grow economies and improve lives.  

Why this position matters:
As a Design Verification Engineer in the R&D Digital team at Silicon Labs, Hyderabad, you will play a key role in designing & verifying digital blocks, verifying operation and performance. Learn more about the IoT products you will be working with here.

  • You are responsible for the research and development of digital architectures and IPs from concept to production. We develop compute engines (AI,ML), processors (RISC-V), accelerators, peripherals and system IP. Our activities include advanced research & development, high-level modeling, architecture, RTL design, timing, power and area optimization, formal and UVM verification within an automated framework. We value innovation, simplicity, quality, and smart development processes within a highly collaborative and learning-driven team.
  • You will also work on exciting and market leading highly integrated SoCs for various Internet of Things markets. Our award-winning technologies provide our customers a full solution: advanced security, world class energy efficiency, simplicity, powerful operating systems, & options that are cost effective.
  • You will focus on specification, RTL Design, Verification, FPGA emulation of digital blocks and chip-level designs.

Silicon Labs has a track record of multiple industry firsts and of transforming and disrupting large and diversified markets. Our Design Engineers are at the forefront of that success!


Experience Level:

7-10 years

Education Requirements:

B.Tech/M.Tech in ECE, EEE

What skills you will need:

  • Strong foundational knowledge of digital circuit design concepts, simulation, and verification techniques
  • Competence in RTL coding & VLSI 

Any skills or experience in the follow areas will be considered a plus:

  • Microprocessor architecture and implementation
  • Low-power digital circuit design techniques
  • High-speed, high-performance digital circuit design techniques
  • Logic synthesis, placement, clock tree synthesis, and timing analysis
  • Competence in behavioral modeling (e.g. Verilog, VerilogAMS, SystemVerilog), high-level languages (e.g., C, C++, Matlab) and scripting languages (e.g Python)
  • Wired and wireless digital communications systems, DSP

We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.

Apply now Apply later

* Salary range is an estimate based on our AI, ML, Data Science Salary Index 💰

Job stats:  0  0  0

Tags: Architecture Circuit Design FPGA Industrial Machine Learning Matlab Python R R&D Research Security

Perks/benefits: Team events

Region: Asia/Pacific
Country: India

More jobs like this