Principal Engineer, Design Technology Co-optimization
USD 220K-311K Senior-level Full Time
Tasks
- Collaborate with foundry technology teams and EDA partners
- Drive optimization of standard cell libraries
- Interface with foundry customers to identify technology gaps
- Optimize library circuits with physical design engineers
- Optimize standard cell library content for product level power performance and area
- Tune cell layout for improved performance power and area
Perks/Benefits
Skills/Tech-stack
Area analysis | Circuit characterization | Design technology | Design technology co-optimization | Electrical characteristics | Foundry EDA IP ecosystem | Layout Engineering | Layout effects | Library design | Local layout effects | MOSFET electrical characteristics | Power performance area | Power-performance-area analysis | Power/performance | Pre and post Si benchmarking | SPICE simulation | Semiconductor design | Semiconductor design technology co optimization | Signoff methodology | Standard Cell Library | Standard cell | Standard cell library design
Education
Roles
Related jobs
-
Vice President, Quantitative Analytics USD 135K-225KAnalytics Library Design | Anti-Money Laundering | C++ | Capital Markets | DerivativesCareer coaching | Comprehensive total rewards program | Disability insurance | Flexible benefits | Health, dental, vision, and life insuranceExecutive-level Full TimeBROOKFIELD PLACE FKA 3 WORLD FINANCIAL …5d ago
-
Machine Learning Performance Modeling Architect USD 173K-249KC# | C++ | Data Visualization | Heterogeneous computing | Image qualitySenior-level Full TimeSunnyvale, CA19d ago
-
C# | C++ | Circuit design | DRAM circuit design | PythonDental insurance | Family leave | Medical insurance | Paid Holidays | Paid time offSenior-level Full TimeRichardson, TX, United States27d ago