aijobs.net

Senior RTL Design Engineer, Machine Learning Accelerators

Sunnyvale, CA, USA

USD 163K-237K Senior-level Full Time

Apply Save
Found 1d ago
Tasks
Perks/Benefits
Skills/Tech-stack

ASIC design | Architecture | Code review | High Performance | High-Performance Design | Low power | Low power design | Memory hierarchy | Performance design | Power design | Processor design | RTL design | Refactoring | Scripting language | SystemVerilog | Testing | Verilog

Education

Bachelor of Engineering | Bachelor of Science

Roles

ASIC Design Engineer | Design Engineer | Engineer | RTL Design Engineer

Regions

North America

Countries

United States

States

California, US

Cities

Sunnyvale, California, US

Apply Save
Language: en Views: 1 Clicks: 0 Saves: 0

Related jobs