Find jobs in AI/ML, Data Science and Big Data
1 result
for CMOS layout
(Skill/Tech stack)
-
VLSI Design Optimization Engineer MXN 199K-268KCMOS | CMOS layout | Constraint Solving | Flow theory | ILPCareer growth resources | Flexible working culture | Knowledge sharing | Mentorship | Work-life balanceEntry-level Full TimeTijuana, Baja California, Mexico2d ago