Find jobs in AI/ML, Data Science and Big Data
1 result
for System Verilog
(Skill/Tech stack)
-
MLA IP Design Verification Engineer, Annapurna Labs USD 136K-212KDesign Validation | Design validation methods | Hardware validation | Hardware verification | Plan developmentCareer growth opportunities | Inclusive team culture | Mentorship | Work-life balanceMid-level Full TimeAustin, Texas, USA11d ago