Staff Digital Design Engineer (AI/ML)
US, AZ, Chandler, East Elliot, United States
USD 131K-190K (estimate) Senior-level Full Time
Tasks
- Apply AI ML to improve synthesis results and optimization
- Collaborate with analog teams to integrate digital analog interfaces
- Conduct architecture and design reviews
- Develop digital subsystems for mixed-signal ICs
- Execute RTL design and optimization in Verilog SystemVerilog
- Implement DFT scan insertion ATPG BIST and fault coverage closure
- Perform static timing analysis and power analysis
- Run logical equivalence checking
- Run synthesis with timing and placement constraints
- Validate and support tape out silicon bring up and production release
Perks/Benefits
- N/A
Skills/Tech-stack
Education
Related jobs
-
Senior SoC Power Analysis & Optimization Engineer USD 120K-600KAI workload | AI workload characterization | ASIC | Clock gating | Gate Level Analysis401k match | Company holidays | Flexible spending accounts | Health, dental, vision, and life insurance | Home tech setup reimbursementSenior-level Full TimeMountain View, CA R2d ago
-
Assistant Real-Time Embedded Software Engineer USD 110K-155KBare Metal | C# | C++ | CAN | CMSISCampus fitness facilities | Childcare | Generous time off | Health insurance | Mindfulness programsEntry-level Full TimePittsburgh, United States3d ago
-
Assistant Real-Time Embedded Software Engineer USD 119K-200KADA | Bare Metal | C# | C++ | CANHealth insurance | Paid military leave | Paid parental leave | Paid retirement contribution | Paid time offSenior-level Full TimePittsburgh, United States3d ago
-
Senior Software Engineer (C++/DS/Algorithm) USD 119K-164KAlgorithms | C# | C++ | Compiler concepts | Compiler optimizationsHealth and wellness benefits | Hybrid work modeSenior-level Full TimeAustin - Texas - United States …4d ago
-
AI Research Engineer/Scientist USD 170K-240K2.5D packaging | 3D packaging | Analog circuitry | C plus plus | C#Health insurance | Hybrid work model | Paid vacation | Retirement benefitsMid-level Full TimeUSA - CA - Santa Clara, …5d ago
-
Senior-level Full TimeSan Jose, CA, United States8d ago
-
Senior Wireless System & Algorithm Design Engineer USD 100K-200K3GPP | ASIC | Algorithm Design | Beamforming | C++Continuous learning and development | Health and wellness benefits | Legal services | Paid Holidays | Paid time offSenior-level Full TimeSaratoga, CA10d ago
-
Mid-level Full Time2698 Huntsville AL, United States11d ago
-
Embedded Firmware Engineer USD 107K-195K100GbE | ARM Cortex | AXI-Stream | AXI4 | AssemblyRelocation assistance | Secret clearance eligibleSenior-level Full Time2698 Huntsville AL, United States11d ago
-
Embedded Firmware Engineer USD 69K-125K100GbE | ARM Cortex | AXI-Stream | AXI4 | AssemblyFinal Secret Clearance sponsorship | Relocation assistanceEntry-level Full Time2698 Huntsville AL, United States11d ago
-
Embedded C++ Software Engineer (5262) (Broomfield, CO) USD 160K-210KC++ | CI/CD | Embedded Systems | FPGA | GitHealth insurance | Paid leave | RetirementSenior-level Full TimeBroomfield, CO12d ago
-
Embedded C++ Software Engineer (5262) (Broomfield, CO) USD 160K-210KC++ | CI/CD | Continuous Delivery | Continuous integration | Development Life CycleHealth insurance | Learning and development opportunities | Paid leave | RetirementSenior-level Full TimeBroomfield, CO12d ago
-
Embedded Systems Engineer USD 72K-246KAssertionBasedVerification | Bash | C# | C++ | ConstrainedRandomVerification401k matching | Employee assistance program | Employee discounts | Health insurance (medical, dental, vision) | Life insuranceSenior-level Full TimeRoanoke, VA, Virginia, United States15d ago
-
Foundational Data Engineer USD 275K-340KData Engineering | Data Lineage | Data Pipelines | Data Quality | Data VersioningMid-level Full TimeNew York City18d ago
-
Embedded Firmware Engineer - FPGA Development USD 120K-170KAXI | Assertion Coverage | Avalon | CI/CD | Constrained randomDental insurance | Educational reimbursement | Flexible PTO | Health insurance | Parental leaveMid-level Full TimeCedar Park, TX18d ago
-
AXI | Avalon | Clock Domain | Constrained random | Constrained random testingMid-level Full TimeTexas, TX19d ago
-
Embedded Haskell Engineer, EW USD 129K-171K*nix | Computer Vision | DSP | Digital radio | DirectXCompetitive benefits package | Health benefits | Recovery supportMid-level Full TimeCosta Mesa, California, United States22d ago
-
Senior Embedded Engineer, EW USD 191K-253K*nix | Configuration Management | DSP | Digital radio | DirectXDisability insurance | Health insurance | Life insurance | Paid time offSenior-level Full TimeCosta Mesa, California, United States22d ago
-
Senior Embedded Software Engineer USD 86K-165KAgile | Assembly Language | Bare Metal | Device Drivers | Embedded C++Relocation assistanceSenior-level Full TimeUS-CO-AURORA-S79 ~ 16510 E Hughes Dr …23d ago
-
Mid-level Full TimeHauppauge, United States25d ago
-
Embedded Hardware Engineer (Onsite) USD 68K-131KC# | C++ | Computer Architecture | Debugging | Digital Logic401k match | Adoption Assistance | Child and elder care services | Dental insurance | Disability insuranceMid-level Full TimeUS-MN-BURNSVILLE-WEST ~ 14300 Judicial Rd ~ …26d ago
-
Senior Embedded Engineer USD 165K-218KADC | AXI | AXI Stream Interface | AXI-Stream | Board SupportHealth benefits | On-site benefits | Recovery Benefits | U S Secret Clearance eligibilitySenior-level Full TimeHudson, New Hampshire, United States28d ago
-
FPGA AI/ML Engineer (part time) USD 140K-190KAI/ML | Black box testing | Black-box | Box testing | C plus plusOffice 365 collaboration tools | Part-time or full-timeEntry-level Full Time Part TimeFairborn, OH, United States29d ago
-
AI/ML | Black box testing | Black-box | Box testing | C++Entry-level Full Time Part TimeFairborn, OH, United States29d ago
-
FPGA AI/ML Engineer USD 150K-170KAI machine learning | Black box testing | Black-box | Box testing | C++Part-time or full-time opportunityEntry-level Full TimeFairborn, OH, United States29d ago