aijobs.net

Technical Lead Manager, Machine Learning, Memory Subsystem Design

Sunnyvale, CA, USA

USD 240K-334K Senior-level Full Time

Apply Save
Found 2h ago
Tasks
Perks/Benefits
Skills/Tech-stack

DRAM | Design for test | Design verification | HBM | IP integration | Memory controller | Memory physical layer | Packaging | Physical Design | Physical layer | Power Integrity | RTL design | Signal Integrity | Silicon engineering | Silicon validation | Verification models

Education

Bachelor of Science | Master of Science | PhD

Roles

Engineer | Hardware Engineer | Machine Learning Hardware Engineer | Manager | Program Manager | Technical Program Manager

Regions

North America

Countries

United States

States

California, US

Cities

Sunnyvale, California, US

Apply Save
Language: en Views: 1 Clicks: 0 Saves: 0

Related jobs