aijobs.net

Senior Design Technology Co-Optimization Engineer

Sunnyvale, CA, USA

USD 163K-239K Senior-level Full Time

Apply Save
Found 9d ago
Tasks
Perks/Benefits
Skills/Tech-stack

CMOS device physics | Data extraction | Design Rule Manual | Design Rule Manual interpretation | Design rule | Device physics | Manual interpretation | Physical Verification | Place and route | Power Integrity | Python | Reliability analysis | Static Timing | Static Timing Analysis | System Optimization | TCL | Timing Analysis

Education

Bachelor of Science | Master of Science | PhD

Roles

Design Engineer | Design Technology Co-Optimization Engineer | Digital Design Engineer | Engineer | Optimization Engineer

Regions

North America

Countries

United States

States

California, US

Cities

Sunnyvale, California, US

Apply Save
Language: en | Views: 1 | Clicks: 0 | Saves: 0

Related jobs