Find jobs in AI/ML, Data Science and Big Data
2 results
for SystemVerilog Assertions
(Skill/Tech stack)
-
Constrained random | Constrained random verification | Control Status Registers | Coverage analysis | Formal verificationSenior-level Full TimeSan Diego, CA, USA; Mountain View, …20d ago
-
Staff Design Verification Engineer (AI/ML) USD 127K-175KAI/ML | Back Annotation | Behavioral Abstraction | Cadence JasperGold | Cadence XceliumSenior-level Full TimeUS, AZ, Chandler, East Elliot, United …1mo ago