aijobs.net

Senior Manager, Embedded Memory

Montbonnot-Saint-Martin, Auvergne-Rhône-Alpes, France

EUR 55K-80K (estimate) Senior-level Full Time

Apply Save
Found 1d ago
Tasks
Perks/Benefits
Skills/Tech-stack

Amplifier design | BIST | BTI | Bitcell Design | Body Bias | CDL | DFT | DRC | Dual Port RAM | EM | Embedded memory | FastSPICE | FastScan | FinFET | HCI | LVS | Leakage Optimization | Linux | Memory compiler | Memory compiler automation | Monte Carlo | PVT corners | Parasitic Extraction | Performance Area Yield Optimization | Perl | Physical Verification | Power Integrity | Power integrity signoff | Python | Python Scripting | ROM | RTL | Read Assist | Redhawk | Redundancy Repair | Register File | Reliability analysis | SDK automation | SPICE simulation | SRAM | Self Timing | Sense Amplifier | Sense-amplifier design | Silicon validation | Statistical Monte Carlo | Sub 7nm | TCL | Tessent | Test Chip | Verilog | Vmin Optimization | Write Assist | Write Driver | Yield Optimization

Education

Bachelor of Science | Master of Science | PhD

Roles

Design Lead | Embedded Memory Design Lead | Embedded Memory Engineer | Engineer | Lead | Memory Design Lead | Semiconductor Memory Engineer

Regions

Europe

Countries

France

Apply Save
Language: en Views: 0 Clicks: 0 Saves: 0

Related jobs