aijobs.net

Senior Manager, Embedded Memory

Montbonnot-Saint-Martin, Auvergne-Rhône-Alpes, France

EUR 55K-72K (estimate) Senior-level Full Time

Apply Save
Found 22h ago
Tasks
Perks/Benefits
Skills/Tech-stack

BTI | Bitcell Design | Body Bias | CDL | Circuit design | DFT | DFT Scan | DRC | Decoders | Dual Port RAM | EM | FastSPICE | FastScan | GDS | HCI | LEF | LVS | Linux | Memory compiler | Monte Carlo | Monte Carlo Analysis | Parasitic Extraction | Perl | Physical Implementation | Power Integrity | Power integrity signoff | Python | ROM | RTL Verilog | RTL modeling | Read Write Assist | Redhawk | Redundancy and Repair | Register File | Reliability analysis | SCAN | SPICE | SRAM | Self Timed Circuits | Sense Amplifier | Silicon correlation | Statistical Analysis | TCL | Tapeout | Tessent | Test Chip | Verilog | Vmin Yield Modeling | Write Assist | Write Driver | Yield modeling

Education

Bachelor of Science | Master of Science | PhD

Roles

Design Lead | Embedded Memory Design Lead | Embedded Memory Manager | Lead | Manager | Memory Design Lead

Regions

Europe

Countries

France

Apply Save
Language: en Views: 0 Clicks: 1 Saves: 0

Related jobs