aijobs.net

Staff Design Verification Engineer (AI/ML)

US, AZ, Chandler, East Elliot, United States

USD 127K-175K (estimate) Senior-level Full Time

Apply Save
Found 1d ago
Tasks
Perks/Benefits
Skills/Tech-stack

AI/ML | Back Annotation | Behavioral Abstraction | Cadence JasperGold | Cadence Xcelium | Clock Domain | Clock Domain Crossing | Domain crossing | Formal verification | Functional Coverage | Gate-level | Gate-level simulation | Layout Verification | Post-layout verification | Python | Real number modeling | SDF Back Annotation | SystemVerilog | SystemVerilog Assertions | UVM | Verilog-AMS

Education

Master of Science | PhD

Roles

Design Verification Engineer | Engineer | Staff Design Verification Engineer | Verification Engineer

Regions

North America

Countries

United States

States

Arizona, US

Cities

Chandler, Arizona, US

Apply Save
Language: en Views: 1 Clicks: 0 Saves: 0

Related jobs